



## **SNS COLLEGE OF ENGINEERING**

Kurumbapalayam (Po), Coimbatore – 641 107

### An Autonomous Institution

Accredited by NBA – AICTE and Accredited by NAAC – UGC with 'A' Grade Approved by AICTE, New Delhi & Affiliated to Anna University, Chennai

### DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

# Sub: Microcontroller Programming And Interfacing Subcode:23ECB202 Unit-I

PIC Microcontrollers: History, Features, & Architecture PIC16F877A Special Function Register

> 23ECB202/ PIC16F877A Special Function Registers/ Dr. Husna/ ECE/SNSCE



#### \_\_\_\_\_

## Special Function Registers

TABLE 2-1:

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value POR,	e on: BOR	Details on page:
Bank 0												
00h <sup>(3)</sup>	INDF	Addressing	g this locatio	n uses cont	ents of FSR t	to address d	ata memory (	not a physic	cal register)	0000	0000	31, 150
01h	TMR0	Timer0 Mo	dule Regist	er						xxxx	xxxxx	55, 150
02h <sup>(3)</sup>	PCL	Program C	Counter (PC)	) Least Sign	ificant Byte					0000	0000	30, 150
03h <sup>(3)</sup>	STATUS	IRP	IRP RP1 RP0 TO PD Z DC C							0001	1xxx	22, 150
04h <sup>(3)</sup>	FSR	Indirect Da	ta Memory	Address Po	inter					xxxx	xxxx	31, 150
05h	PORTA	—	—	PORTA Da	ata Latch whe	en written: P	ORTA pins w	hen read		0x	0000	43, 150
06h	PORTB	PORTB Da	TB Data Latch when written: PORTB pins when read xxxxx								xxxx	45, 150
07h	PORTC	PORTC D	ata Latch wh	nen written:	PORTC pins	when read				xxxx	xxxx	47, 150
08h <sup>(4)</sup>	PORTD	PORTD D	ata Latch wh	nen written:	PORTD pins	when read				xxxx	xxxx	48, 150
09h <sup>(4)</sup>	PORTE	—	—	-	-	-	RE2	RE1	RE0		-xxx	49, 150
0Ah <sup>(1,3)</sup>	PCLATH	-	-	-	Write Buffer	for the uppe	er 5 bits of the	Program C	Counter	0	0000	30, 150
0Bh <sup>(3)</sup>	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTE	RBIF	0000	000x	24, 150
0Ch	PIR1	PSPIF <sup>(3)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	26, 150
0Dh	PIR2	-	CMIF	-	EEIF	BCLIF	-	-	CCP2IF	-0-0	00	28, 150
0Eh	TMR1L	Holding Re	egister for th	e Least Sig	nificant Byte	of the 16-bit	TMR1 Regis	ter		xxxx	xxxx	60, 150
0Fh	TMR1H	Holding Re	olding Register for the Most Significant Byte of the 16-bit TMR1 Register						xxxx	xxxx	60, 150	
10h	T1CON	_	_	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00	0000	57, 150
11h	TMR2	Timer2 Mo	dule Regist	er						0000	0000	62, 150
12h	T2CON	-	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000	0000	61, 150
13h	SSPBUF	Synchrono	ous Serial Po	ort Receive	Buffer/Transr	mit Register			-	xxxx	xxxx	79, 150
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000	0000	82, 82, 150
15h	CCPR1L	Capture/C	ompare/PW	M Register	1 (LSB)					xxxx	xxxx	63, 150
16h	CCPR1H	Capture/C	ompare/PW	M Register	1 (MSB)		-		-	xxxx	xxxxx	63, 150
17h	CCP1CON	—	—	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00	0000	64, 150
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000	000x	112, 150
19h	TXREG	USART Tr	ansmit Data	Register						0000	0000	118, 150
1Ah	RCREG	USART Re	eceive Data	Register						0000	0000	118, 150
1Bh	CCPR2L	Capture/C	ompare/PW	M Register	2 (LSB)					xxxx	xxxxx	63, 150
1Ch	CCPR2H	Capture/C	ompare/PW	M Register	2 (MSB)					xxxx	xxxx	63, 150
1Dh	CCP2CON	—	-	CCP2X	CCP2Y	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00	0000	64, 150
1Eh 23	FAOBESS-2/PI	CA/IDGRESS7	7Regiaerei	igh Byden ct	ion Regis	ters/ Dr.				xxxx	xxxx	133, 150
1Fh	ADCON0	ADCBIS	ha <b>/bEso</b> E/	SNA SZE	CHS1	CHS0	GO/DONE	_	ADON	0000	00-0	127, 150

SPECIAL FUNCTION REGISTER SUMMARY







- The Status register contains the arithmetic status of the ALU, the Reset status and the bank select bits for data memory.
- The Status register can be the destination for any instruction, as with any other register. If the Status
  register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three
  bits is dis- abled. These bits are set or cleared according to the device logic. Furthermore, the TO and
  PD bits are not writable, therefore, the result of an instruction with the Status register as destination
  may be different than intended.

For example, CLRF STATUS, will clear the upper three bits and set the Z bit. This leaves the Status register as 000u u1uu (where u = unchanged).

23ECB202/ PIC16F877A Special Function Registers/ Dr. Husna/ ECE/SNSCE



		1
		1
		1
		Ø
		9

STATUS REGISTER (ADDRESS 03h, 83h, 103h, 183h)										
R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x			
IRP	RP1	RP0	TO	PD	Z	DC	С			
bit 7							bit 0			

- bit 7 IRP: Register Bank Select bit (used for indirect addressing) 1 = Bank 2, 3 (100h-1FFh)
  - o = Bank 0, 1 (00h-FFh)
- bit 6-5 RP1:RP0: Register Bank Select bits (used for direct addressing)
  - 11 = Bank 3 (180h-1FFh)
  - 10 = Bank 2 (100h-17Fh)
  - 01 = Bank 1 (80h-FFh)
  - 00 = Bank 0 (00h-7Fh)
  - Each bank is 128 bytes.
- bit 4 **TO**: Time-out bit

bit 3

bit 2

- 1 = After power-up, CLRWDT instruction or SLEEP instruction
- o = A WDT time-out occurred
- PD: Power-down bit
- 1 = After power-up or by the CLRWDT instruction
- 0 = By execution of the SLEEP instruction
- Z: Zero bit
  - 1 = The result of an arithmetic or logic operation is zero
  - o = The result of an arithmetic or logic operation is not zero
- bit 1 DC: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)
  - (for borrow, the polarity is reversed)
  - 1 = A carry-out from the 4th low order bit of the result occurred
  - o = No carry-out from the 4th low order bit of the result
- bit 0 C: Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)
  - 1 = A carry-out from the Most Significant bit of the result occurred
  - o = No carry-out from the Most Significant bit of the result occurred
    - **Note:** For borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high, or low order bit of the source register.

23ECB202/ PIC16F877A Special Function Registers/ Dr.

Husna/ ECE/SNSCE





- The OPTION\_REG Register is a readable and writable register, which contains various control bits to configure
- The TMR0 prescaler/WDT postscaler (single assignable register known also as the prescaler), the external
- INT interrupt, TMR0 and the weak pull-ups on PORTB.

OPTION_REG REGISTER (ADDRESS 81h, 181h)									
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0		
bit 7							bit 0		



# OPTION REGISTERS

bit 7	RBPU: PO	ORTB Pull-up	Enable bit				
	1 = PORT 0 = PORT	B pull-ups are B pull-ups are	e disabled e enabled by individual port latch values				
bit 6	INTEDG:	INTEDG: Interrupt Edge Select bit					
	1 = Interru 0 = Interru	<ul> <li>1 = Interrupt on rising edge of RB0/INT pin</li> <li>0 = Interrupt on falling edge of RB0/INT pin</li> </ul>					
bit 5	TOCS: TM	IR0 Clock So	urce Select bit				
	1 = Transi	tion on RA4/7	TOCKI pin				
	0 = Interna	al instruction	cycle clock (CLKO)				
bit 4	TOSE: TM	R0 Source E	dge Select bit				
	1 = Incren	nent on high-	to-low transition on RA4/T0CKI pin				
	0 = Incren	nent on low-to	o-high transition on RA4/T0CKI pin				
bit 3	PSA: Pres	scaler Assign	ment bit				
	1 = Presca	aler is assign	ed to the WDT				
	0 = Presca	aler is assign	ed to the Timer0 module				
bit 2-0	PS2:PS0:	Prescaler Ra	ate Select bits				
	Bit Value	TMR0 Rate	WDT Rate				
	000	1:2	1:1				
	001	1:4	1:2				
	010	1:8	1:8				
	100	1:32	1:16				
	101	1:64	1:32				
23ECB202/ PI	110 C16F <b>\$7</b> 7 <b>∱</b> Spec	1:128 cial Function Reg	1.04 ster≰/.D <b>t</b> ,28				
	Husna/ EC	E/SNSCE	1.120				

STR

6



• The INTCON register ÍS а readable and writable register, which contains various enable flag bits for the and TMR0 register overflow, RB change and port external **RB0/INT** pin interrupts

#### INTCON REGISTER (ADDRESS 0Bh, 8Bh, 10Bh, 18Bh)

Husna/ ECE/SNSCE







# PIE1 Registers

The PIE1 register contains the individual enable bits for the peripheral interrupts.

#### PIE1 REGISTER (ADDRESS 8Ch)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE		
bit 7	bit 7	<ul> <li>PSPIE: Parallel Slave Port Read/Write Interrupt Enable bit<sup>(1)</sup></li> <li>L = Enables the PSP read/write interrupt</li> <li>Disables the PSP read/write interrupt</li> <li>Note 1: PSPIE is reserved on PIC16F873A/876A devices; always maintain this bit clear.</li> </ul>							
	bit 6	<ul> <li>DIE: A/D Converter Interrupt Enable bit</li> <li>= Enables the A/D converter interrupt</li> <li>= Disables the A/D converter interrupt</li> </ul>							
	bit 5	tCIE: USART Receive Interrupt Enable bit = Enables the USART receive interrupt = Disables the USART receive interrupt							
	bit 4	<b>TXIE</b> : USART Transmit Interrupt Enable bit 1 = Enables the USART transmit interrupt 0 = Disables the USART transmit interrupt							
	bit 3	SSPIE: Synchronous Serial Port Interrupt Enable bit 1 = Enables the SSP interrupt 0 = Disables the SSP interrupt							
	bit 2	CCP1IE: CCP1 Interrupt Enable bit 1 = Enables the CCP1 interrupt 0 = Disables the CCP1 interrupt							
	bit 1	TMR2IE: TMR2 to PR2 Match Interrupt Enable bit 1 = Enables the TMR2 to PR2 match interrupt 0 = Disables the TMR2 to PR2 match interrupt							
	bit 0	0 = Disables the TMR2 to PR2 match interrupt TMR1IE: TMR1 Overflo如日在回知 医内间的 1000F877A Special Function Registers/ Dr. 1 = Enables the TMR1 overflow interrupt 0 = Disables the TMR1 overflow interrupt							



The PIR1 register contains the individual flag bits for the peripheral interrupts

#### PIR1 REGISTER (ADDRESS 0Ch)

R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF
bit 7							bit 0

bit 7 PSPIF: Parallel Slave Port Read/Write Interrupt Flag bit(1)

1 = A read or a write operation has taken place (must be cleared in software)

0 = No read or write has occurred

bit 6 ADIF: A/D Converter Interrupt Flag bit

1 = An A/D conversion completed

0 = The A/D conversion is not complete bit 5 RCIF: USART Receive Interrupt Flag bit

1 = The USART receive buffer is full

0 = The USART receive buffer is empty

- bit 4 TXIF: USART Transmit Interrupt Flag bit
- 1 = The USART transmit buffer is empty
- 0 = The USART transmit buffer is full







bit 3 SSPIF: Synchronous Serial Port (SSP) Interrupt Flag bit

- 1 = The SSP interrupt condition has occurred and must be cleared in software before returning from
- the Interrupt Service Routine. The conditions that will set this bit are:
- • SPI A transmission/reception has taken place.
- • I<sup>2</sup>C Slave A transmission/reception has taken place.

I<sup>2</sup>C Master

- A transmission/reception has taken place.
- The initiated Start condition was completed by the SSP module.
- The initiated Stop condition was completed by the SSP module.
- The initiated Restart condition was completed by the SSP module.
- The initiated Acknowledge condition was completed by the SSP module.
- A Start condition occurred while the SSP module was Idle (multi-master system).
- A Stop condition occurred while the SSP module was Idle (multi-master system).
- 0 = No SSP interrupt condition has occurred bit 2 CCP1IF: CCP1 Interrupt Flag bit



Capture mode:

- 1 = A TMR1 register capture occurred (must be cleared in software)
- 0 = No TMR1 register capture occurred Compare mode:
- 1 = A TMR1 register compare match occurred (must be cleared in software)
- 0 = No TMR1 register compare match occurred

PWM mode:

Unused in this mode.

- bit 1 TMR2IF: TMR2 to PR2 Match Interrupt Flag bit
- 1 = TMR2 to PR2 match occurred (must be cleared in software)
- 0 = No TMR2 to PR2 match occurred
- bit 0 TMR1IF: TMR1 Overflow Interrupt Flag bit
- 1 = TMR1 register overflowed (must be cleared in software)
- 0 = TMR1 register did not overflow







The PIE2 register contains the individual enable bits for the CCP2 peripheral interrupt, the SSP bus collision interrupt, EEPROM write operation interrupt and the comparator interrupt

PIE2 R	EGISTER (AD	DRESS 8	Dh)					bit 7	Unimplemented: Read as '0'
U-0	R/W-0	U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	bit 6	CMIE: Comparator Interrupt Enable bit
bit 7	CMIE	-	EEIE	BCLIE	-	_	CCP2IE bit 0		<ul> <li>1 = Enables the comparator interrupt</li> <li>0 = Disable the comparator interrupt</li> </ul>
								bit 5	Unimplemented: Read as '0'
								bit 4	EEIE: EEPROM Write Operation Interrupt Enable bit
									<ul> <li>1 = Enable EEPROM write interrupt</li> <li>0 = Disable EEPROM write interrupt</li> </ul>
								bit 3	BCLIE: Bus Collision Interrupt Enable bit
									<ul> <li>1 = Enable bus collision interrupt</li> <li>0 = Disable bus collision interrupt</li> </ul>
								bit 2-1	Unimplemented: Read as '0'
								bit 0	<b>CCP2IE</b> : CCP2 Interrupt Enable bit 1 = Enables the CCP2 interrupt 0 = Disables the CCP2 interrupt



The PIR2 register contains the flag bits for the CCP2 interrupt, the SSP bus collision interrupt, EEPROM write operation interrupt and the comparator interrupt

				,									
	U-0	R/W-0	U-0	R/W-0	R/W-0	U-0	U-0	R/W-0					
	-	CMIF	—	EEIF	BCLIF	-	—	CCP2IF					
	bit 7							bit 0					
bit 7	Unimplem	ented: Rea	d as '0'										
bit 6	CMIF: Con	CMIF: Comparator Interrupt Flag bit											
	1 = The co	mparator inp	out has cha	nged (must	be cleared in so	oftware)							
1.10	0 = The comparator input has not changed												
DIT 5	Unimplem	Inimplemented: Read as '0'											
bit 4	EEIF: EEPROM Write Operation Interrupt Flag bit												
	1 = The wr	ite operation	n completed	(must be cl	eared in softwa	re)							
	0 = The wr	ite operation	is not com	plete or has	not been starte	d							
bit 3	BCLIF: Bu	s Collision In	nterrupt Fla	g bit									
	1 = A bus (	collision has	occurred in	the SSP w	hen configured	for I <sup>2</sup> C Mas	ster mode						
	0 = No bus	collision ha	s occurred										
bit 2-1	Unimplem	ented: Rea	d as '0'										
bit 0	CCP2IF: C	CP2 Interru	pt Flag bit										
	Capture m	ode:											
	1 = A TMR	1 register ca	apture occu	rred (must b	e cleared in sol	tware)							
	0 = No TM	R1 register	capture occ	urred									
	Compare n	node:											
	1 = A TMR 0 = No TM	1 = A TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred											
	PWM mod	e:											
	Unused <sub>23</sub>	ECB202/PI	C16F877A	877A Special Function Registers/ Dr.									
			Husna/	ECE/SNSC	E								

#### PIR2 REGISTER (ADDRESS 0Dh)



 The Power Control (PCON) register contains flag bits to allow differentiation between a Power-on Reset (POR), a Brown-out Reset (BOR), a Watchdog Reset (WDT) and an external MCLR Reset

	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-1			
			<u> </u>	_	_	_	POR	BOR			
	bit 7							bit 0			
bit 7-2	Unimplem	ented: Read	as '0'								
bit 1 <b>POR</b> : Power-on Reset Status bit											
	1 = No Pow	ver-on Rese	t occurred								
	0 = A Powe	er-on Reset	occurred (m	ust be set in	software af	ter a Power	-on Reset or	ccurs)			
bit 0	BOR: Brown-out Reset Status bit										
	1 = No Brown-out Reset occurred										
	0 = A Brow	n-out Reset	occurred (m	nust be set i	n software a	fter a Brown	n-out Reset	occurs)			
	Legend:										
	R = Reada	ble bit	W = W	ritable bit	U = Unim	plemented	bit, read as '	'0'			
	- n = Value	at POR	<b>'1'</b> = Bi	it is set	'0' = Bit is	s cleared	x = Bit is u	nknown			

#### ER 2-8: PCON REGISTER (ADDRESS 8Eh)

23ECB202/ PIC16F877A Special Function Registers/ Dr. Husna/ ECE/SNSCE

