













Typical Values Assumed

Functional Unit	Latency	Initiation Interval	Assumptions on number of EX stages: • FP add/subtract: 4
Integer ALU	0	1	FP multiply: 7
Data Memory (integer / FLP load)	1	1	FP divide: 1 (not pipelined)
FP add / subtract	3	1	It is possible to have up to:
FP multiply	6	1	4 outstanding FP add/subtract
FP divide	24	25	7 outstanding FP multiply
			• 1 FP divide.
IIT KHARAGPUR	(*	NPTEL ONLIN CERTIFICATIO	IE ON COURSES OF TECHNOLOGY, MEGHALAYA



						So	m	e S	ce	nai	rio	S							
	MUL.D	IF	ID)	M1	M2	ſ	M 3	N	14	М	5	M6	Ν	17	MEI	N	WB	
	ADD.D		IF	:	ID	A1		A2	A	3	A	4	MEM	V	V₿				
	L.D				IF	ID		EX	М	EM	W	В							
	S.D					IF		ID	E	х	ME	M	WB						
					Out	of or	der o	comp	letio	on of	instr	ucti	ons						
L.C	F8,0(R5)	IF	ID	EX	MEM	WB													
М	JL.D F4,F8,F10		IF	ID	-	M1	M2	M3	M4	M5	M6	M7	MEM	WB					
AD	D.D F6,F4,F12	2		IF	-	ID	-	-	-	-	-	-	A1	A2	A3	A4	MEM	WB	
S.E) F6,0(R5)					IF	-	-	-	-	-	-	ID	EX	-	-	-	MEM	WB
					St	talls	arisir	ng du	ie to	RAV	/ haz	ards							
Ç		PUR			(NPTE	l onl Ficat	INE ION C	OURS	ES					NATIO TECHN	NAL IN NOLOG`	STITUT Y, MEGH 11	e of Halaya

			<u> </u>									
MUL.D	F4,F8,F10	IF	ID	M1	M2	M3	M4	M5	M6	M7	MEM	WB
			IF	ID	EX	MEM	WB					
				IF	ID	EX	MEM	WB				
SUB.D	F6,F8,F10				IF	ID	A1	A2	A3	A4	MEM	WB
						IF	ID	EX	MEM	WB		
							IF	ID	EX	MEM	WB	
L.D	F6,0(R5)							IF	ID	EX	MEM	WB
•	Three inst • WAW No conflict	ructio _{hazarc} t in M	ns are I for th EM as	e tryin ne last s only	g to w two co the la	vrite in onflicting ost instr	to the FP g instructi ruction a	registe ions (boi ccesses	er bank th writin memo	simulta g F6). ry.	neous	l y .
<u>я</u> н	KHARAGPUR			۲	NPTEL CERTIF	ONLINE	COURSES				NAL INST IOLOGY, M	itute c Megha



		Introduction		
	 To keep the pipeline full, Sequence of unrelated in hazard. Related instructions must equal to the pipeline late 	we try to exploit paralleli nstructions that can be over st be separated by appropria ency between the pair of ins	sm among instructions. lapped without causing ate number of clock cycles structions.	
	Instruction producing result	Destination instruction	Latency (clock cycles)	
	FP ALU operation	FP ALU operation	3	
	FP ALU operation	Store double	2	
	Load double	FP ALU operations	1	
	Load double	Store double	0	
ġ		NPTEL ONLINE CERTIFICATION COURSES		ite of Ghalaya .5





• We _	e now ca Moving	rry out <i>instruc</i> instructions aro	<i>tion sche</i> und and r	duling. naking ne	ecessary o	hanges to reduc	ce stalls.
Loop:	L.D ADD.D S.D ADDI BNE	F0,0(R1) F4,F0,F2 F4,0(R1) R1,R1,#-8 R1,R2,Loop					
	4			Loop:	L.D	F0,0(R1)	
Loop:	L.D ADDI ADD.D S.D BNE	F0,0(R1) R1,R1,#-8 F4,F0,F2 F4,8(R1) R1,R2,Loop	\rightarrow		ADDI ADD.D stall stall BNE S.D	R1,R1,#-8 F4,F0,F2 R1,R2,Loop F4,8(R1)	7 clock cycles per iteration (with 2 stalls)
🐑 ііт кн	ARAGPUR		NPTEL ON CERTIFICA	LINE TION COURS	SES	NATI TECH	onal institute of Inology, meghalaya 18



	Loop:	L.D	F0,0(R1)		Loop:	L.D	F0,0(R1)	1
		ADD.D	F4,F0,F2		-	L.D	F6,-8(R1)	
		S.D	F4,0(R1)			L.D	F10,-16(R1)	
		L.D	F6,-8(R1)	Schedule the		L.D	F14,-24(R1)	
		ADD.D	F8,F6,F2	unrolled loop		ADD.D	F4,F0,F2	
		S.D	F8,-8(R1)	$ \longrightarrow $		ADD.D	F8,F6,F2	
		L.D	F10,-16(R1)			ADD.D	F12,F10,F2	
		ADD.D	F12,F10,F2			ADD.D	F16,F14,F2	
		S.D	F12,-16(R1)			S.D	F4,0(R1)	
		L.D	F14,-24(R1)			S.D	F8,-8(R1)	
		ADD.D	F16,F14,F2	No stalls.		S.D	F12,-16(R1)	
		S.D	F16,-24(R1)	14 / 4 = 3.5		ADDI	R1.R1.#-32	
		ADDI	R1,R1,#-32	cycles per		BNE	R1, R2, LOOD	
		BNE	R1, R2, Loop	iteration		S.D	F16,8(R1)	
L				J			, , ,	J
	🛞 пт	(HARAGPUR		NPTEL ONLINE CERTIFICATION COURSES	5	٢	NATIONAL INSTITUTE O TECHNOLOGY, MEGHAI)F LAYA







			-			2 2			
	 Suppose a) One 	two ir can be	istructi a load,	ons ca store, t	Exa n be iss	mple sued ev	very clo er ALU o	ock cyc	le. on.
	b) The	other c	an be ai	ny float	ing-poir	nt opera	ition.		
	Integer instr.	IF	ID	EX	MEM	WB			
	FP instr.	IF	ID	EX	MEM	WB			Used only for
	Integer instr.		IF	ID	EX	MEM	WB		illustration.
	FP instr.		IF	ID	EX	MEM	WB		 We have not shown how EP operations
	Integer instr.			IF	ID	EX	MEM	WB	extend the EX cycle.
	FP instr.			IF	ID	EX	MEM	WB	
Ŷ		R			NPTEL ONL CERTIFICAT	ine Ion Cour	SES		NATIONAL INSTITUTE OF TECHNOLOGY, MEGHALAYA 24







Loop:	L.D ADD.D S.D L.D ADD.D S.D L.D ADD.D S.D L.D ADD.D S.D S.D L.D ADD.D S.D	F0,0(R1) F4,F0,F2 F4,0(R1) F6,-8(R1) F8,F6,F2 F8,-8(R1) F10,-16(R1) F12,F10,F2 F12,-16(R1) F14,-24(R1) F16,F14,F2 F16,-24(R1) R1,R1,#-32 R1,R2,Loop	 We try to schedule this unrolled program code on a VLIW processor, assuming that there are 4 functional units: Two memory reference units (to handle LOAD and STORE). One floating-point arithmetic unit. One integer operation and branch unit
Ш	KHARAGPUR		CERTIFICATION COURSES

Sc	heduling on a V	LIW Processor	
Load / Store 1	Load / Store 2	FP ALU	Integer
L.D F0, 0 (R1)	L.D F6, -8 (R1)		
L.D F10, -16 (R1)	L.D F14, -24 (R1)		
		ADD.D F4, F0, F2	
		ADD.D F8, F6, F2	
S.D F4, 0 (R1)		ADD.D F12, F10, F2	
S.D F8, -8 (R1)		ADD.D F16, F14, F2	ADDI R1, R1, #-32
S.D F12, -16 (R1)			
S.D F16, -24 (R1)			BNE R1, R1, Loop
(Clock cycles / iteratio	n = 8/4=2.0	











 Example 1 Consider the SAXPY or DAXPY vector operation: Y = a * X + Y where X and Y are vectors (of size 64), and a is a scalar. Rx contains starting address of X Ry contains starting address of Y 	L.D F0, 0(R1) ADDI R4, Rx, #512 L: L.D F2, 0(Rx) MULT.D F2, F0, F2 L.D F4, 0(Ry) ADD.D F4, F2, F4 S.D F4, 0(Ry) ADDI Rx, Rx, #8 ADDI Ry, Ry, #8 BNE R4, Rx, L	MIPS32 Code
 R1 contains the address of the scalar 'a'. 	L.D F0, 0(R1) LV V1, 0(Rx) MULTSV V2, F0, V1 LV V3, 0(Ry) ADDVV V4,V2,V3 SV V4, 0(Ry)	Vector Processor Code
	LINE TION COURSES	NAL INSTITUTE OF NOLOGY, MEGHALAYA 39





- Suppose the start-up time of vector multiply operation is 12 clock cycles. After start-up, the initiation rate is one per clock cycle. What will be the number of clock cycles required per result for a 64-element vector?
- <u>Solution:</u>
 - Clock cycles per result = Total Time / Vector Length
 - = (12 + 64 * 1) / 64 = 1.19



NPTEL ONLINE CERTIFICATION COURSES NATIONAL INSTITUTE OF

TECHNOLOGY, MEGHALAYA













NATIONAL INSTITUTE OF TECHNOLOGY, MEGHALAYA

Introduction

- Multi-Core Processor:
 - A processing system composed of two or more independent cores or CPUs.
 - The cores are typically integrated onto a single integrated circuit die, or they may be integrated on multiple dies in a single-chip package.
- Cores share memory:
 - In modern multi-core systems, typically the L1 and L2 cache are private to each core, while the L3 cache is shared among the cores.
- In symmetric multi-core systems, all the cores are identical.
 - Example: multi-core processors used in computer systems.
- In asymmetric multi-core systems, the cores may have different functionalities.

NPTEL ONLINE CERTIFICATION COURSES















		Multi-core A	rchitecture		
	Core 1	Core 2	Core 3	Core 4	
	register file ALU	ALU	ALU	ALU	
		bus interfa	ace		
C.			LINE TION COURSES	NATIONAL INST TECHNOLOGY, M	ITUTE OF MEGHALAYA 58



























(a) Netburst Architecture

- Hyperthreading:
 - Single processor appears to be two logical processors.
 - Each logical processor has its own set of registers.
 - Increases resource utilization and improve performance.
- Rapid Execution Engine:
 - ALUs run at twice the processor frequency.
 - Basic integer operations execute in ½ processor clock tick.
 - Provides higher throughput and reduced latency of execution.



NPTEL ONLINE CERTIFICATION COURSES



- Deep 20-stage pipeline with increased branch mis-predictions but greater clock speeds and performance.
- Techniques to hide penalties such as parallel execution, buffering and speculation.
- Executes instructions dynamically and out-of-order.



NPTEL ONLINE CERTIFICATION COURSES



NATIONAL INSTITUTE OF TECHNOLOGY, MEGHALAYA

NATIONAL INSTITUTE OF TECHNOLOGY, MEGHALAYA

(b) Core Architecture

- Multiple cores and hardware virtualization.
- 14-stage pipeline (less deeper than Netburst).
- Dual-core design with linked L1 cache and shared L2 cache.
- Macrofusion: Two program instructions can be executed as one micro-operation.
- Intel Intelligent Power Capability: Manages run-time power consumption of the execution cores.
- Includes advanced power gating: turns on individual processor logic subsystems only if they are needed.
- Prefetching unit is extended to handle separately hardware prefetching by each core.

NPTEL ONLINE CERTIFICATION COURSES



(c) Nehalem Architecture
 Family of processors introduced:

 Core i7 processors for business and high-end consumer markets.
 Core i5 processors for mainstream consumer markets.
 Core i3 processor for the entry-level consumer market.

 Features of Nehalem:

 Integrated memory controller.
 Advanced configuration and power states.
 Improvements to the pipeline (L2 Branch Predictor, L2 TLB, etc.).
 Three-level cache.
 Hyper-threading support.







Merom ¹ ^{NEW} Microarchitecture 65nm	Penryn ^{NEW} Process 45nm	Nehalem ^{NEW} Microarchitecture 45nm	Westmere ^{NEW} Process 32nm	Sandy Bridge ^{NEW} Microarchitecture 32nm	Ivy Bridge ^{NEW} Process 22nm	Haswell NEW Microarchitecture 22nm
тоск	ТІСК	тоск	ТІСК	тоск	тіск	тоск















