





Kurumbapalayam (PO), Coimbatore – 641 107
Accredited by NAAC-UGC with 'A' Grade
Approved by AICTE, Recognized by UGC & Affiliated to Anna University, Chennai

DEPARTMENT OF INFORMATION TECHNOLOGY

COURSE NAME: 23ITT201 DIGITAL PRINCIPLES AND

COMPUTER ORGANIZATION

II YEAR/ III SEM

Unit 4: PROCESSOR

Hardwired control





Overview of Hardwired Control



- To execute instructions, the processor must have some means of generating the control signals needed in the proper sequence.
- Two categories for this purpose:
 - 1. Hardwired control
 - 2. Microprogrammed control
- Hardwired control is a method of control unit design
- The control-signals are generated by using logic circuits such as gates, flip-flops, decoders etc.





Overview of Hardwired Control




- Each step in the control sequence is completed in one clock period.
- Counter is used to keep track of control steps.
- Control signals are determined by
 - Contents of the control step counter
 - Contents of the IR
 - Contents of the condition code flags
 - External input signals like MFC and interrupt requests

Step	Action
1	PC _{out,} MAR _{in,} Read, Select4, Add, Z _{in}
2	Zout, PC in, Yin WMF C
3	MDR out, IR in
4	R3 _{out.} MAR _{in} , Read
5	R1 _{out} , Y _{in} , WMFC
6	MDR _{out,} SelectY, Add, Z _{in}
7	Z _{out,} R1 _{in} , End
	Control Sequence



Control Unit Organization






23ITT201 / DP & CO / S.PRIYANKA, AP/IT / Unit 3 / PROCESSOR



Detailed Block Description










Generating Z_{in}



$$Z_{in} = T_1 + T_6 \cdot ADD + T_4 \cdot BR + \dots$$








Generating End



End =
$$T_7 \cdot ADD + T_5 \cdot BR + (T_5 \cdot N + T_4 \cdot N) \cdot BRN + ...$$




- Sequence of operation is determined by wiring of the logic elements hence the name 'hardwired'
- Hardwired system can operate at high speed; but with little flexibility.
 23ITT201 / DP & CO / S.PRIYANKA,
 AP/IT / Unit 3 / PROCESSOR



Complete Processor









Thank You