



**SNS COLLEGE OF ENGINEERING**  
**(Autonomous)**  
**DEPARTMENT OF ELECTRONICS AND COMMUNICATION**  
**ENGINEERING**

**Unit 2 ARM Processor and Peripherals**  
**Instructions sets and**



## SNS COLLEGE OF ENGINEERING (Autonomous)



### INSTRUCTION SETS:

- An **instruction set** in a processor refers to the collection of instructions that the CPU can execute. These instructions define the basic operations that the processor performs, such as arithmetic calculations, data movement, logical operations, and control flow
- The ARM instruction set is 32-bit wide and word-aligned
- Whenever a branch i.e., B instruction is encountered during an ongoing execution then the processor immediately switches to the provided address location and begins to execute the operation from that location.
- This instruction permits forward and backward branches up to 32 MB



## SNS COLLEGE OF ENGINEERING (Autonomous)



### Data Processing instructions

The various data processing instructions occur within the general-purpose registers. These instructions include:

- 1. Arithmetic and logic instructions:** These are used to perform various arithmetic and logic operations. Here two source operands are used and the output of the operation is stored within the destination register. The results of arithmetic and logic instructions can be directly written into the Program Counter as it is a general-purpose register.
- 2. Comparison instructions:** The comparison instructions have the same format as that of arithmetic and logic instructions. With this instruction, the operation takes place on two operands but rather than storing the results in registers, the contents of flag registers get updated.



## SNS COLLEGE OF ENGINEERING (Autonomous)



**3. Multiply instructions:** According to the length of the bits after multiplication, this is divided into two classes, namely,

- 32-bit result: It is a normal result and all 32 bits of the result get stored within a register.
- 64-bit result: It is considered to be a long result and to store the 64 bit, two separate registers are required.

**4. Count leading zero instruction:** Through this instruction, the device counts for the total number of zeros from MSB to LSB in the given sequence. The count obtained gets stored in a register.



## SNS COLLEGE OF ENGINEERING (Autonomous)



### Load and Store instructions

These instructions are as follows:

- 1. Load and Store register:** Through load register instruction, 8-bit, 16-bit, or 32-bit can be loaded into the register from the memory. While store register instruction transfers the data from the register to memory.
- 2. Load and Store multiple registers:** This instruction permits loading and storing multiple general-purpose registers in block form to or from the memory. Thus, the supportable addressing modes are pre-increment, post-increment, pre-decrement, post-decrement.



## SNS COLLEGE OF ENGINEERING (Autonomous)



**3. Swap register and memory content:** The swap (SWP) instruction works sequentially in a way that it allows:

- Loading a value from a memory location that is given in the register.
- Further, whatever, content is present within the register is stored in the same memory location.
- Moreover, the value loaded into the memory is also loaded into the register.

Thus, by keeping the register the same for the above two steps, the data existing inside the register and memory location gets interchanged.



## SNS COLLEGE OF ENGINEERING (Autonomous)



### • Basic data processing instructions

<b>MOV</b>	Move a 32-bit value	<b>MOV Rd,n</b>	$Rd = n$
<b>MVN</b>	Move negated (logical NOT) 32-bit value	<b>MVN Rd,n</b>	$Rd = \sim n$
<b>ADD</b>	Add two 32-bit values	<b>ADD Rd,Rn,n</b>	$Rd = Rn + n$
<b>ADC</b>	Add two 32-bit values and carry	<b>ADC Rd,Rn,n</b>	$Rd = Rn + n + C$
<b>SUB</b>	Subtract two 32-bit values	<b>SUB Rd,Rn,n</b>	$Rd = Rn - n$
<b>SBC</b>	Subtract with carry of two 32-bit values	<b>SBC Rd,Rn,n</b>	$Rd = Rn - n + C - 1$
<b>RSB</b>	Reverse subtract of two 32-bit values	<b>RSB Rd,Rn,n</b>	$Rd = n - Rn$
<b>RSC</b>	Reverse subtract with carry of two 32-bit values	<b>RSC Rd,Rn,n</b>	$Rd = n - Rn + C - 1$
<b>AND</b>	Bitwise AND of two 32-bit values	<b>AND Rd,Rn,n</b>	$Rd = Rn \text{ AND } n$
<b>ORR</b>	Bitwise OR of two 32-bit values	<b>ORR Rd,Rn,n</b>	$Rd = Rn \text{ OR } n$
<b>EOR</b>	Exclusive OR of two 32-bit values	<b>EOR Rd,Rn,n</b>	$Rd = Rn \text{ XOR } n$
<b>BIC</b>	Bit clear. Every '1' in second operand clears corresponding bit of first operand	<b>BIC Rd,Rn,n</b>	$Rd = Rn \text{ AND } (\text{NOT } n)$
<b>CMP</b>	Compare	<b>CMP Rd,n</b>	$Rd - n$ & change flags only
<b>CMN</b>	Compare Negative	<b>CMN Rd,n</b>	$Rd + n$ & change flags only
<b>TST</b>	Test for a bit in a 32-bit value	<b>TST Rd,n</b>	$Rd \text{ AND } n$ , change flags
<b>TEQ</b>	Test for equality	<b>TEQ Rd,n</b>	$Rd \text{ XOR } n$ , change flags

  

<b>MUL</b>	Multiply two 32-bit values	<b>MUL Rd,Rm,Rs</b>	$Rd = Rm * Rs$
<b>MLA</b>	Multiple and accumulate	<b>MLA Rd,Rm,Rs,Rn</b>	$Rd = (Rm * Rs) + Rn$



## SNS COLLEGE OF ENGINEERING (Autonomous)



# Arithmetic Operations

\* **Operations are:**

- ADD            operand1 + operand2
- ADC            operand1 + operand2 + carry
- SUB            operand1 - operand2
- SBC            operand1 - operand2 + carry - 1
- RSB            operand2 - operand1
- RSC            operand2 - operand1 + carry - 1

\* **Syntax:**

- <Operation>{<cond>}{S} Rd, Rn, Operand2

\* **Examples**

- ADD r0, r1, r2
- SUBGT r3, r3, #1
- RSBLES r4, r5, #5





## SNS COLLEGE OF ENGINEERING (Autonomous)



### LOGICAL INSTRUCTION:

Logical table of and, or, xor, and not gate:

a	b	a AND b	a OR b	a XOR b
0	0	0	0	0
0	1	0	1	1
1	0	0	1	1
1	1	1	1	0

a	NOT a
0	1
1	0



**SNS COLLEGE OF ENGINEERING**  
**(Autonomous)**



**THANK YOU**