PROBLEMS

Problem 1

Design an amplifier with a gain of -10 and input resistance equal to $10 \text{ k}\Omega$.


Solution

Since the gain of the amplifier is negative, an inverting amplifier has to be made.

In Fig. 2.5 (a) choose $R_1 = 10 \text{ k}\Omega$ Then $R_f = -A_{\text{CL}} R_1$ (from Eq. 2.4) $= -(-10) \times 10 \text{ k}\Omega = 100 \text{ k}\Omega$

Problem 2

In Fig. 2.5 (b), $R_1 = 10 \text{ k}\Omega$, $R_f = 100 \text{ k}\Omega$, $v_i = 1 \text{ V}$. A load of 25 k Ω is connected to the output terminal. Calculate (i) i_1 (ii) v_o (iii) i_L and total current i_o into the output pin.



Solution

(a)
$$i_1 = \frac{v_1}{R_1} = \frac{1V}{10 \text{ k}\Omega} = 0.1 \text{ mA}$$

(b)
$$v_0 = -\frac{R_f}{R_1}v_i = -\frac{100 \text{ k}\Omega}{10 \text{ k}\Omega} 1V = -10V$$

(c)
$$i_{\rm L} = \frac{v_0}{R_{\rm L}} = \frac{10 V}{25 \text{ k}\Omega} = 0.4 \text{ mA}$$

The direction of $i_{\rm L}$ is shown in Fig. 2.5 (b).

(d) i_1 as calculated above is 0.1 mA.

Therefore, total current $i_0 = i_1 + i_L = 0.1 \text{ mA} + 0.4 \text{ mA} = 0.5 \text{ mA}$. In an inverting amplifier, for a + ive input, output will be -ive, therefore the direction of i_0 is as shown in Fig. 2.5 (b).

Problem 3

Design an amplifier with a gain of +5 using one op-amp.

Solution

Since the cain is positive, we have to make a non-inverting amplifier. In Fig. select $R_1 = 10 \text{ k}\Omega$. Then


 $A_{\rm CL} = 1 + R_{\rm f}/R_{\rm i}$

 $5 = 1 + R_{\rm f}/10 \ {\rm k}\Omega$

or,

or,

 $R_{\rm f}$ = 4 × 10 k Ω = 40 k Ω



Problem 4

- (a) For the non-inverting amplifier of Fig. 3.2 (b), $R_1 = 1 \ k\Omega$ and $R_f = 10 \ k\Omega$. Calculate the maximum output offset voltage due to $V_{\rm os}$ and $I_{\rm B}$. The op-amp is LM 307 with $V_{\rm os} = 10 \ {\rm mV}$ and $I_{\rm B} = 300 \ {\rm nA}$, $I_{\rm os} = 50 \ {\rm nA}$.
- (b) Calculate the value of $R_{\rm comp}$ needed to reduce the effect of $I_{\rm B}$.
- (c) Calculate the maximum output offset voltage if $R_{\rm comp}$ as calculated in (b) is connected in the circuit.

Solution

(a)
$$V_{\text{oT}} = \left(1 + \frac{R_{\text{f}}}{R_{1}}\right) V_{\text{os}} + R_{\text{f}} I_{\text{B}}$$
$$= \left(1 + \frac{10 \text{ k}\Omega}{1 \text{ k}\Omega}\right) (10 \text{ mV}) + (10 \text{ k}\Omega) (300 \text{ nA})$$
$$= 110 \text{ mV} + 3 \text{ mV} = 113 \text{ mV}$$

(b) The value of $R_{\rm comp}$ needed is,

$$R_{\rm comp} = 1 \, {\rm k}\Omega \parallel 10 \, {\rm k}\Omega = 990 \, \Omega$$

(c) With R_{comp} in the circuit,

$$V_{oT} = \left(1 + \frac{R_{f}}{R_{1}}\right) V_{os} + R_{f} I_{os}$$

= 110 mV + 0.5 mV = 110.5 mV

Adeuský – Leo Ligenský 1960 – Arton Arvenský 1970 – Leo Arvenský 1970 – Maria State 1970 – Maria State 1970 – Statestick

Problem 5

A non-inverting amplifier with a gain of 100 is nulled at 25°C. What will happen to the output voltage if the temperature rises to 50°C for an offset voltage drift of 0.15 mV/°C?

Solution

Input offset voltage due to temperature rise = $0.15 \text{ mV/}^{\circ}\text{C} \times (50^{\circ}\text{C} - 25^{\circ}\text{C}) = 3.75 \text{ mV}$. Since this is an input change, the output voltage will change by

This could represent a very major shift in the output voltage.

Problem 6

Design an adder circuit using an op-amp to get the output expression as

 $V_o = -(0.1 V_1 + V_2 + 10 V_3)$

where V_1 , V_2 , and V_3 are the inputs.

Solution

The output in Fig. 4.2 (a) is

$$V_{0} = -\left[(R_{f}/R_{1}) V_{1} + (R_{f}/R_{2})V_{2} + (R_{f}/R_{3})V_{3} \right]$$


say

$$R_{\rm f} = 10 \text{ k}\Omega, R_1 = 100 \text{ k}\Omega, R_2 = 10 \text{ k}\Omega, R_3 = 1 \text{ k}\Omega$$

Then the desired output expression is obtained.


Problem 7[GATE EC 2010]

Assuming the OP-AMP to be ideal, the voltage gain of the amplifier shown below is




Problem 8 [GATE EE 2023]

Consider the OP AMP based circuit shown in the figure. Ignore the conduction drops of diodes D_1 and D_2 . All the components are ideal and the breakdown voltage of the Zener is 5 V. Which of the following statements is true?



For positive half cycle the diodes D_1 and D_z are forward bias and D_2 is reverse biased and the circuit is shown below,




When $V_{
m in}~=10~{
m V}$,

$$V_0 = rac{-R}{R} imes 10 = -10 \, \mathrm{V}$$

 $\therefore V_0$ will be -10 V .

For negative half cycle, diode D_2 is forward bias and D_1 , D_z is reverse bias. Zener diode is in breakdown region and the circuit is shown below,



 $\therefore V_0 = 5 \text{ V}$

D

$$ightarrow V_{0_{
m max}} = 5~{
m V}$$
 and $V_{0_{
m min}} = -10~{
m V}$

The maximum and minimum values of the output voltage V_0 are +5 V and -10 V, respectively.